VLSI: cadence virtuoso

Based on FreePDK_45nm.

inverter
nand
nor
AOI21
clock-load reduce D-Flip-Flop
1bit transmission gate based full adder
4bit ripple carry full adder (based on 1bit)
16bit carry select full adder
8bit add-compare-select unit

Comments

Leave a Reply

Your email address will not be published. Required fields are marked *